





Power LED indicator









AW21024
IIC address setup
ADDR0 ADDR1
GND GND -->011 0000 0/1 30h
VDD -->011 0001 0/1 31h
SCL GND -->011 0010 0/1 38h(Using, L/R side)
SCL VDD -->011 1001 0/1 39h
SDA GND -->011 0011 0/1 30h
SDA VDD -->011 0011 0/1 30h
Broadcast: 0X1C

LP5024
IIC address setup
ADDR1 ADDR0
GND GND -->010 1000 [28h(not Using), Google, L/R side]
GND VCC -->010 1001 29h
VDD GND -->010 1010 2Ah
VCC VCC -->010 1011 2Bh
Broadcast: 0X3C

LP5036
IIC address setup
ADDR1 ADDR0
GND GND -->011 0000 [30h(not using)(U3_1), pipe 1-12]
GND VCC -->011 0001
GND GND -->011 0010
VCC VCC -->011 0011 [33h(not using)(U3_2), pipe 13-21, Status]
Broadcast: 0X1C

LP5024 and AW21024 will use the same foot printer.
Will switch in BOM.





AW21036
IIC address setup
AD pin


Pin	Value	Description
GND	01101 00 0/1	[34h(Using), pipe 1-12]
VDD	01101 01 0/1	35h
SCL	01101 10 0/1	[36h(Using), pipe 13-21, Status]
SDA	01101 11 0/1	[37h(Using), Google, L/R side]

Broadcast: 0X1C

AW21024
IIC address setup
ADDR0 ADDR1

Pin	Value	Description
GND	GND --> 011 0000 0/1	30h
GND	VDD --> 011 0001 0/1	31h
SCL	GND --> 011 0010 0/1	[38h(Using), Google L/R side]
SCL	GND --> 011 1001 0/1	39h
SDA	GND --> 011 0011 0/1	3ch
SDA	VDD --> 011 0011 0/1	3dh


Broadcast: 0X1C



1u Cap is near closer to Connector.

SilkScreen: R Side LED BOARD

		Drawn by: Cooper,kung	
Title R-SIDE-LED BOARD		Size A4	Drawn Date: 2020-06-12
Document K18X001T00-96.1520T00		Rev V01	Checked by: <Checked>
Date: Monday, October 25, 2021		Sheet 7 of 7	Checked Date: checked date



		Drawn by: Cooper,kung	
Title L-SIDE-LED BOARD		Size A4	Drawn Date: 2020-06-12
Document K18X001T00-96.1540T00		Rev V01	Checked by: <Checked>
Date: Monday, October 25, 2021		Sheet 6	Checked Date: checked date of 7

NOTES:

- 1). If VDD33_DIG and VDD_I2S using +3.3V level, they can be powered by LDO33DIG_OUT
- 2). If CX20810 (pin27, pin45) powered by 3.3V, pin46 can short to pin45 to bypass the inner digital LDO

LDO33DIG_OUT:
Internal LDO 3.3V_D out,
can supply power for VDD33_DIG, VDD_I2S

VDD33_DIG:
Set Level for I2C, GPIO, MCLK
+3.3V or +1.8V


VDD33_I2S:
Set Level for I2S, RSTN
+3.3V or +1.8V

MCLK:
12.288MHz bypass PLL, or
900KHz to 50MHz with PLL active

I2C bus must pull up to
VDD33_DIG level at master site

I2S:
1). Normal Mode
TX_DATA_1 = ADC1 and ADC2
TX_DATA_2 = ADC3 and ADC4
2). TDM mode
TX_DATA_1 = ADC1, ADC2, ADC3 and ADC4
TX_DATA_2 = NA
3). TDM mode with multi CX20810 chips
Install pull down resistor R13

RSTN: (with internal pull up)
Must stay low for >=100 ms
after all power rails are stable.




Short AGND to GND directly with ~100mils wide trace

Only available for CX20810,
NC for CX20812

- Notes:
- 1). AAF filter and DC block CAP
Should Place close to CX20810 side
 - 2). ANA_INPx /ANA_INNx
Should route as Diff_Pair with 8~12 mil trace width
 - 3). DC Block Cap value
If ADC set to low gain mode (-6dB/0dB) for Line_In,
AEC_REF_In, Change DC block CAP value to 1uF

PIN20, PIN40 must be powered by VDD_LDO33OUT PIN28



PROPRIETARY DOCUMENT - Use Pursuant To NDA
Synaptics
Floor 6, Building 8, District A
Tiantu Software Park, Nanyangxian
Tiantu Road, Chengdu High-Tech Zone
Chengdu 610041 P.R. China

Title
K18X001T00-96.1516T00

Sheet Title
MIC board-Straight

Size
B





Document Number

Rev




0.9

Date
Monday, October 25, 2021


Sheet 3 of 7




MIC placement define:
from left to right side
MIC1: U6_2
MIC2: U6_3
MIC3: U6_4
MIC4: U6_5



SilkScreen: MIC Curve BOARD



 Synaptics		PROPRIETARY DOCUMENT - Use Pursuant To NDA	
		Synaptics Floor 6, Building 8, District A Tianfu Software Park, Nanyangxian Tianfu Road, Chengdu High-Tech Zone Chengdu 610041 P.R. China	
Title K18X001T00-96.1516T00			
Sheet Title MIC board-Straight			
Size A3	Document Number		Rev 0.9
Date Monday, October 25, 2021	Sheet 4 of 7		



SilkScreen: BUTTON BOARD

		Drawn by: Cooper_kung	
Title Button board		Drawn Date: 2020-06-12	
Document K18X001T00-96.1517T00		Checked by: <checked>	
Date: Monday, October 25, 2021		Checked Date: checked date	
		Sheet 5 of 7	